International Journal of Scientific and Research Publications

IJSRP, Volume 4, Issue 1, January 2014 Edition [ISSN 2250-3153]


Performance evaluation of the CMOS Full adders in TDK 90 nm Technology
      G. Divya, B. Subbarami Reddy, P. Bhagyalakshmi
Abstract: This paper presents power analysis of the full adder cells reported as having a low PDP (Power Delay Product), by means of speed, power consumption and area. These full adders were designed upon various logic styles to derive the sum and carry outputs. Two new high-speed and low-power full adder cells designed with an alternative internal logic structure and pass-transistor logic styles that lead to have a reduced PDP (Power-delay product). These all full adder cells designed using a TDK 90 nm CMOS technology.

Reference this Research Paper (copy & paste below code):

G. Divya, B. Subbarami Reddy, P. Bhagyalakshmi (2018); Performance evaluation of the CMOS Full adders in TDK 90 nm Technology; Int J Sci Res Publ 4(1) (ISSN: 2250-3153). http://www.ijsrp.org/research-paper-0114.php?rp=P252217
©️ Copyright 2011-2022 IJSRP - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.