

Performance evaluation of the CMOS Full adders in TDK 90 nm Technology

G. Divya*, B. Subbarami Reddy**, P. Bhagyalakshmi***

*Department of Electronics and Communication, CMR Engineering College

**Department of Electronics and Communication,

***Department of Electronics and Communication, CMR Engineering College

Abstract- This paper presents power analysis of the full adder cells reported as having a low PDP (Power Delay Product), by means of speed, power consumption and area. These full adders were designed upon various logic styles to derive the sum and carry outputs. Two new high-speed and low-power full adder cells designed with an alternative internal logic structure and pass-transistor logic styles that lead to have a reduced PDP (Power-delay product). These all full adder cells designed using a TDK 90 nm CMOS technology.

Keywords- Adder circuits, pass transistor logic, power delay product, layout design.

I. INTRODUCTION

In portable electronic devices, it is important to prolong the battery life as much as possible. Adder is the core component of an arithmetic unit. The efficiency of the adder determines the efficiency of the arithmetic unit. Various structures have evolved trying to improve the performance of the adder in terms of area, power and speed. Low power design with high speed of operation is more essential.

The fundamental arithmetic operation is Addition and it is used extensively in many VLSI systems such as application-specific DSP architectures and microprocessors. In addition to its main task, which is adding two binary numbers, it is the nucleus of many other useful operations such as subtraction, multiplication, division, address calculation, etc. In most of these systems the adder is part of the critical path that determines the overall performance of the system.

The amount of energy spent during the realization of a determined task relates to PDP and stands as the more fair performance metric when comparing optimizations of a module designed and tested using different technologies, operating frequencies. The PDP exhibited by the full-adder would affect the system's overall performance.

The new full adder cell designed using an alternative logic structure that is based on the multiplexing of the Boolean functions XOR/XNOR and AND/OR, to obtain the SUM and CARRY outputs, respectively. These full adders show to be more efficient on regards of power consumption and PDP when compared with other ones reported previously as good candidates to build low-power arithmetic modules. And all these full adders designed using TDK 90 nm Technology and simulated using mentor graphics EDA tool with BSIMv3 (model 49). And the layouts of all these full adders designed in Icstation of Mentor Graphics.

II. STANDARD FULL ADDERS DESIGNS

Transmission function theory was used to build a full adder formed by three main logic blocks: a XOR-XNOR gate to obtain $A \oplus B$ and $A \odot B$ signals (Block 1), and XOR blocks or multiplexers to obtain the SUM (S_o) and CARRY (C_o) outputs (Blocks 2 and 3), as shown in Figure 1.

This logic structure is based on the full adder's true-table shown in Table I, and it has been adopted as the standard internal configuration in most of the enhancements developed for the 1-bit full adder cell. After a deep comparative study, the most efficient realization for block I was extracted: the one implemented with SR-CPL logic style. But another important conclusion has pointed out over there: the major problem on regards of propagation delay for a full adder built upon the logic structure shown in Figure 1 is that it is necessary to obtain the $A \oplus B$ and $A \odot B$ intermediate signals, which are then used to drive other blocks in order to generate the final outputs. Thus, the overall propagation delay and, in most of the cases, the power consumption of the full adder, depend on the delay and voltage swing of the $A \oplus B$ and $A \odot B$ signals, generated within the cell.

Therefore, to increase the operational speed of the full adder, it is necessary to look out for a new logic structure that avoids the generation of intermediate signals used to control the selection or transmission of other signals located on the critical path.




Fig.1. Full-adder cell formed by three main logical blocks.

III. ALTERNATIVE LOGIC STRUCTURE FOR A FULL ADDER

Examining the full-adder's true-table in Table I, it can be seen that the S_o output is equal to the $A \oplus B$ value when $C=0$, and it is equal to $A \odot B$ when $C=1$. Thus, a multiplexer can be used to obtain the respective value taking the C input as the selection signal. Following the same criteria, the C_o output is equal to the $A \cdot B$ value when $C = 0$, and it is equal to $A + B$ value when $C = 1$.

TABLE I

True-Table For A 1-Bit Full-Adder: A, B, And C Are Inputs; S_o And C_o Are Outputs

C	B	A	So	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Again, C can be used to select the respective value for the required condition, driving a multiplexer. Hence, an alternative logic scheme to design a full-adder cell can be formed by a logic block to obtain the $A \oplus B$ and $A \odot B$ signals, another block to obtain the $A \cdot B$ and $A + B$ signals, and two multiplexers being driven by the C input to generate the S_o and C_o outputs, as shown in Fig. 1 .

The features and advantages of this logic structure are as follows.

- There are not signals generated internally that control the selection of the output multiplexers. Instead, the C input signal, exhibiting a full voltage swing and no extra delay, is used to drive the multiplexers, reducing so the overall propagation delays.
- The capacitive load for the C input has been reduced, as it is connected only to some transistor gates and no longer to some drain or source terminals, where the diffusion capacitance is becoming very large for sub-micrometer technologies. Thus, the overall delay for larger modules where the C signal falls on the critical path can be reduced.
- The propagation delay for the S_o and C_o outputs can be tuned up individually by adjusting the XOR/XNOR and the AND/OR gates; this feature is advantageous for applications where the skew between arriving signals is critical for a proper operation (e.g., wave pipelining), and for having well balanced propagation delays at the outputs to reduce the chance of glitches in cascaded applications.
- The inclusion of buffers at the full-adder outputs can be implemented by interchanging the XOR/XNOR signals, and the AND/OR gates to NAND/NOR gates at the input of the multiplexers, improving in this way the performance for load-sensitive applications.




Fig. 2. Alternative logic scheme for designing full-adder cells.

Two new full-adders have been designed using the logic styles DPL and SR-CPL, and the new logic structure presented in Fig. 3. Fig. 4 presents a full-adder designed using a DPL logic style to build the XOR/XNOR gates, and a pass-transistor based multiplexer to obtain the S_o output. In Fig. 4, the SR-CPL logic style was used to build these XOR/XNOR

gates. In both cases, the AND/OR gates have been built using a powerless and groundless pass-transistor configuration, respectively, and a pass-transistor based multiplexer to get the C_o output.




Fig. 3. Full-adder designed with a DPL logic style.




Fig. 4. Full-adder designed with the SR-CPL logic style.

IV. SIMULATION SETUP

The test bed used to simulate the full adders being compared is shown in Figure 5. This simulation environment has been commonly used to compare the performance of the full adders.

The advantage of using this test bed is that the Following power components are taken into account, besides the dynamic one:

The short-circuit dissipation of the inverters connected at the full adder inputs.




Fig 5. Test bed used for simulating the full-adders under comparison.

This power consumption varies according to the capacitive load that the adder module offers at the inputs. Even more, the energy required to charge and discharge the full adder internal nodes when the module has no direct power supply connections (such is the case of pass-transistor logic styles), comes through these inverters connected at the full adder inputs.

- The short-circuit consumption of the full adder itself, as it is receiving signals with finite slopes coming from the buffers connected at the inputs, instead of ideal ones coming from voltage sources.
- The short-circuit and static dissipation of the inverters connected to the outputs of the full adder due to the finite slopes and degraded voltage swing of the full adder output signals.

The importance of including the effects and power consumption of the buffers connected at the inputs and outputs of the full adder cell come from the fact that the module is always going to be used in combination with other modules to build a larger system, and these static inverters are a good generalization for any other module to be considered.

V. SIMULATION RESULTS

Seven full adders were compared on regards of power consumption and delay. They were named: new14T[1], HPSC[2], HYBRID[3], HYBRID CMOS[4], CPL[5], DPL and SR-CPL[6].

The schematics and layouts were designed using a TDK 90 nm CMOS technology, and simulated using the BSIM3v3 model (level 49) and the post-layout extracted netlists containing R and C parasitics. Simulations were carried out using ICSTUDIO in Mentor Graphics EDA Tool. Table 2 shows the simulation results for full-adders performance

comparison, regarding power consumption, propagation delay, PDP and area.

The ICSTUDIO in Mentor Graphics EDA Tool simulations showed that of 59.56% power savings and 57.51% for the PDP for the joint optimization at 5v. And 52.32% power savings and 48.83% for the PDP for the joint optimization at 1.8v.

TABLE III
 SIMULATION RESULTS OF THE FULL-ADDERS COMPARED

S. N o.	Name of the full adder	No. of transistors	Frequency	Area (µm ²)		
				L	W	L*W
1	NEW14T	14	200 MHZ	5.14	7.75	39.83
2	HYBRID CMOS	24	200 MHZ	4.92	9.07	44.61
3	HPSC	22	200 MHZ	6.49	7.60	49.31
4	HYBRID	26	200 MHZ	5.76	9.57	55.11
5	CPL	28	200 MHZ	7.37	8.29	61.10
6	DPL	28	200 MHZ	4.89	7.95	38.87
7	SRCPL	26	200 MHZ	5.40	7.72	41.69
at 5v Supply voltage						
S. N o.	Name of the full adder	Power dissipation (uW)	Propagation delay (ps)			PDP (uw*ps)
			Sum	Carry	Average delay	
1	HYBRID	1206.5	147.1	160.59	153.8	185668.28
2	HPSC	1214.6	146.6	152.19	149.3	181455.16
3	HYBRID CMOS	912.2	205.4	171.19	188.3	171815.14
4	NEW14T	983.8	152.3	146.70	149.5	147081.88
5	CPL	540.3	205.7	204.79	205.2	110931.59
6	DPL	491.3	189.1	176.56	182.8	89837.66
7	SRCPL	490.9	139.9	181.49	160.6	78893.24
at 1.8v Supply voltage						
S. N o.	Name of the full adder	Power dissipation (uW)	Propagation delay (ps)			PDP (uw*ps)
			Sum	Carry	Average delay	
1	NEW14T	8.85	136.1	115.4	125.8	1113.33
2	HYBRID CMOS	6.13	153.9	131.8	142.9	876.65
3	HYBRID	6.57	108.3	133.3	120.8	793.54
4	HPSC	6.57	108.2	125.0	116.6	765.83
5	CPL	4.65	142.6	147.1	144.8	673.27
6	DPL	4.23	133.6	158.8	146.2	617.93
7	SRCPL	4.21	98.8	148.7	123.6	521.23

VI. CONCLUSIONS

The design of high-speed low-power full adder cells based upon an alternative logic approach has been presented. MENTOR GRAPHICS EDA TOOL simulations have shown a great improvement on regards of power-delay metric for the proposed adders, when compared with previously published realizations designed with TDK 90 nm technology.

The full adders designed upon this logic structure and DPL and SR-CPL logic styles, exhibit a delay around 134.9 ps and power consumption around 4.22 μ W at 1.8v and the delay is around 171.7 and power dissipation is 491.1 μ W at 5v supply voltage, for an overall reduction of 81% respect to the best featured one of the other adders been compared, but in general about 50% respect to the other ones.

Some work can be done in the future on the design of 45 nm technology of high-speed low-power full adders.

REFERENCES

- [1] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," *IEE Proc. Circuits Devices Syst.*, vol. 148, no. 1, pp. 19–24, Feb. 2001.
- [2] M. Zhang, J. Gu, and C. H. Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2003, pp. 317–320.
- [3] C. Chang, J. Gu, and M. Zhang, "A review of 0.18- μ m full adder performances for tree structured arithmetic circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 6, pp. 686–695, Jun. 2005.
- [4] S. Goel, A. Kumar, and M. Bayoumi, "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 12, pp. 1309–1320, Dec. 2006.
- [5] S. Agarwal, V. K. Pavankumar, and R. Yokesh, "Energy-efficient high performance circuits for arithmetic units," in *Proc. 2nd Int. Conf. VLSI Des.*, Jan. 2008, pp. 371–376.
- [6] M. Aguirre and M. Linares, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications," *IEEE transactions on very large scale integration (VLSI) systems*, vol. 19, no. 4, April 2011, pp. 718–721.

AUTHORS

First Author – G.Divya, M.Tech, CMR Engineering College
dha.grs@gmail.com

Second Author – B.Subbarami Reddy, M.Tech,
subbaramireddy.boreddy@gmail.com

Third Author -- P.Bhagyalakshmi, M.Tech.,
CMR Engineering College,
bhagyapotukanuma@gmail.com

Correspondence Author – G.Divya, dha.grs@gmail.com,
gd_reddy12@yahoo.co.in, +919959306585.




Fig. 6. Layout of the DPL full-adder.




Fig. 7. Layout of the SRCPL full-adder.