Abstract:
Hardware designs targeting communication and DSP applications consists of a large number of data path elements such as adders, multipliers, comparators, shifter etc. These elements are main contributors to the power consumption of digital circuits. At present, most of the popular hardware synthesis tools give higher priority to delay. So the synthesis tools tend to generate data path architecture for faster implementation.
Reference this Research Paper (copy & paste below code):
Priyanka Pawar, Dr. Vaibhav Neema (2018); Design Tradeoff Analysis and Implementation of Digital Binary Adders Using Verilog;
Int J Sci Res Publ 3(8) (ISSN: 2250-3153). http://www.ijsrp.org/research-paper-0813.php?rp=P201561