International Journal of Scientific and Research Publications

Home
About Us
Editorial Board

Online Publication

Review Process
Publication Ethics

Call For Papers

Call for Research Paper

Authors

Online Submission
Paper Submission Guidelines
Online Publication Charge
Print Publication Charge
How to publish research paper
Publication Certificate
Research Catalogue
Resources
FAQs

Reviewer

Join Reviewer Panel
Reviewer Guidelines

IJSRP Publications

E-Journal
Print Journal

Downloads

IJSRP Paper Format
Instructions

Contact Us

Feedback Form
Contact Us
Site Map

IJSRP, Volume 7, Issue 7, July 2017 Edition [ISSN 2250-3153]



      N. Minakhi

Abstract: This describes the architecture of voltage level shifter and an application of voltage level shifter. Voltage level shifter plays an important role in circuits with multi- supply . Level shifter are used in between blocks for voltage level shifting. The proposed level shifter converts sub-threshold voltage level to supply voltage with increased speed and low power consumption . The multi-threshold voltage CMOS technique is used in the design of voltage level shifter in order to reduce delay and power consumption. This design has been implemented in 180nm, 90nm and 45nm technologies in Cadence virtuoso. The propagation delay, power consumption is verified.

[Reference this Paper]   [BACK]

Ooops! It appears you don't have a PDF plugin for this barrPostingser. you can click here to download the PDF file.

Reference this Research Paper (copy & paste below code):

N. Minakhi (2017); VOLTAGE LEVEL SHIFTER USING MODIFIED WILSON CURRENT MIRROR AND ITS APPLICATION; Int J Sci Res Publ 7(7) (ISSN: 2250-3153). http://www.ijsrp.org/research-paper-0717.php?rp=P676632

IJSRP PUBLICATIONS

Home

About Us
Editorial Board
Call for Paper

Call for Research Paper
Paper Status
IJSRP Paper Format
Join Us

Download e-journal
Join Forum
Invite Friends
Subscribe
Get Social with Us!



Copyright © 2011-2021, IJSRP Inc., All rights reserved.