IJSRP, Volume 3, Issue 6, June 2013 Edition [ISSN 2250-3153]
Mohammed Hasmat Ali, Anil Kumar Sahani
Abstract:
As multiplication dominates the execution time of the most Digital Signal Processing algorithms, so there is a need of high speed multiplier. This paper presents the detailed study of different multipliers based on Array Multiplier, Constant coefficient multiplication (KCM) and multiplication based on vedic mathematics. All these multipliers are coded in Verilog HDL (Hardware Description Language) and simulated in ModelSimXEIII6.4b and synthesized in EDA tool Xilinx_ISE12. All multipliers are then compared based on LUTs (Look up table) and path delays. Results show that Vedic Urdhva Tiryakbhyam sutra is the fastest Multiplier with least path delay.