International Journal of Scientific and Research Publications

IJSRP, Volume 6, Issue 3, March 2016 Edition [ISSN 2250-3153]


Implementation of CMOS Adder for Area & Energy Efficient Arithmetic Applications
      Prachi B. Deotale, Chetan G. Thote
Abstract: The most fundamental arithmetic operation is addition which is used in a digital data path logic system. Arithmetic and logic units , Microprocessors ,etc. are some examples where we need to use arithmetic operations for processing data, for calculating addresses respectively .There are different architectures for building adder circuit .For example: 1)carry look ahead adder(CLA), 2)carry propagate adder(CPA), 3)carry save adder(CSA), & 4)carry select adder(CSLA) . Among these different architectures CSLA is a particular way of implementing adder that performs addition rapidly and are used for faster addition in many data processing processors .From observation of the carry select adder architecture we can see that there is scope for modification in order to significantly minimize the area and power consumed by the circuit. In this work we are going to propose simple and efficient modification at gate-level structure in CSLA. Based on this 16-, 32-bit square root CSLA (SQRT CSLA) have been developed & compared with regular structure. The proposed architecture design has reduced area & power consumption compared to regular structure with slight increase in delay. The evaluation of the proposed design is done based on delay, area & power performance metrics. The results show that proposed CSLA design is better than regular SQRT CSLA.

Reference this Research Paper (copy & paste below code):

Prachi B. Deotale, Chetan G. Thote (2018); Implementation of CMOS Adder for Area & Energy Efficient Arithmetic Applications; Int J Sci Res Publ 6(3) (ISSN: 2250-3153). http://www.ijsrp.org/research-paper-0316.php?rp=P515190
©️ Copyright 2011-2022 IJSRP - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.