International Journal of Scientific and Research Publications

IJSRP, Volume 5, Issue 6, June 2015 Edition [ISSN 2250-3153]


SDRAM Controller Based Vedic Multiplier in DWT Processor for Video Processing
      Prof Pramod Kumar Naik, Prof Gurusandesh M, Prof Arun S Tigadi, Dr.Hansraj Guhilot
Abstract: Real time video processing has been the subject of interest for research work in last decade. Image and video processing technique are computationally demanding for various applications in various domains. Due to overwhelming demand we have focused on designing and implementing this new architecture which is effective. This paper we have focused on designing a DWT VEDIC processor which has a special SDRAM controller which takes care of this real time video processing. The design here is focused on real time DWT video compression and implementing the design on a Spartan 6 Altys FPGA board. Real time video applications have been implemented in the architecture with various results are projected to demonstrate its applicability and flexibility.

Reference this Research Paper (copy & paste below code):

Prof Pramod Kumar Naik, Prof Gurusandesh M, Prof Arun S Tigadi, Dr.Hansraj Guhilot (2018); SDRAM Controller Based Vedic Multiplier in DWT Processor for Video Processing; Int J Sci Res Publ 5(6) (ISSN: 2250-3153). http://www.ijsrp.org/research-paper-0615.php?rp=P424240
©️ Copyright 2011-2022 IJSRP - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.