International Journal of Scientific and Research Publications

IJSRP, Volume 3, Issue 2, February 2013 Edition [ISSN 2250-3153]

      Vaijyanath Kunchigi, Linganagouda Kulkarni, Subhash Kulkarni
Abstract: This paper presents Multiply and Accumulate (MAC) unit design using Vedic Multiplier, which is based on Urdhva Tiryagbhyam Sutra. The paper emphasizes an efficient 32-bit MAC architecture along with 8-bit and 16-bit versions and results are presented in comparison with conventional architectures. The efficiency in terms of area and speed of proposed MAC unit architecture is observed through reduced area, low critical delay and low hardware complexity. The proposed MAC unit reduces the area by reducing the number of multiplication and addition in the multiplier unit. Increase in the speed of operation is achieved by the hierarchical nature of the Vedic multiplier unit. The proposed MAC unit is implemented on a field programmable gate array (FPGA) device, 3S100ETQ144-5 (Spartan 3). The performance evolution results in terms of speed and device utilization are compared to earlier MAC architecture. Though the use of Vedic mathematics methods for multiplication is reported in literature, it has been observed that our proposed method of 32-bit MAC unit implementation is using (32X32) multiplication unit and shows improvements in the delay and area.

Reference this Research Paper (copy & paste below code):

Vaijyanath Kunchigi, Linganagouda Kulkarni, Subhash Kulkarni (2018); 32-BIT MAC UNIT DESIGN USING VEDIC MULTIPLIER; Int J Sci Res Publ 3(2) (ISSN: 2250-3153).
©️ Copyright 2011-2022 IJSRP - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.