International Journal of Scientific and Research Publications

IJSRP, Volume 3, Issue 2, February 2013 Edition [ISSN 2250-3153]


Design of High Speed Serial Communication Protocol for FPGA based SoC Applications
      Santhi Chebiyyam, Ravindrababu Maddasani, Someswara Rao Gaddala, Shaik Yakub Pasha
Abstract: The Hard Core Processor (Power PC) can be replaced by Sot Core Processor (Micro Blaze) to develop SoC based applications on FPGA and this also reduces the cost o IP Cores. But the existing problem with Micro Blaze Soft Core Processor is that it does not have capability to read data from high speed sensors. Due to this the usage of Micro Blaze is limited to low frequency I/O applications. By introducing a high speed serial communication protocol this problem can be eliminated without increasing the hardware resources. This high speed serial communication protocol based on FPGA or SoC applications is proposed in this paper. The design is adopted Spartran 3E FPGA chip and simulation results indicate that it satisfies protocol requirements.

Reference this Research Paper (copy & paste below code):

Santhi Chebiyyam, Ravindrababu Maddasani, Someswara Rao Gaddala, Shaik Yakub Pasha (2018); Design of High Speed Serial Communication Protocol for FPGA based SoC Applications; Int J Sci Res Publ 3(2) (ISSN: 2250-3153). http://www.ijsrp.org/research-paper-0213.php?rp=P14706
©️ Copyright 2011-2022 IJSRP - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.