International Journal of Scientific and Research Publications

About Us
Editorial Board

Online Publication

Review Process
Publication Ethics

Call For Papers

Call for Research Paper


Online Submission
Paper Submission Guidelines
Online Publication Charge
Print Publication Charge
How to publish research paper
Publication Certificate
Research Catalogue


Join Reviewer Panel
Reviewer Guidelines

IJSRP Publications

Print Journal


IJSRP Paper Format

Contact Us

Feedback Form
Contact Us
Site Map

IJSRP, Volume 9, Issue 9, September 2019 Edition [ISSN 2250-3153]

      Ranganatha Gowda L R, Sujatha K

Abstract: Power is a key parameter in VLSI design. In this age of portable computers, battery life is very important. Power convergence is an important factor from a designer perspective. All applications demand chip level power reduction. Power and timing convergence goes hand in hand. One cannot be compromised for other, here comes the challenge for a designer. This paper focuses on understanding of various power sources and solutions for power reduction in a physical design. Enhanced quality rules are proposed for the high quality performance of the design. The enhanced power reduction techniques for both Data path power reduction and Clock path power reduction are mainly

[Reference this Paper]   [BACK]

Ooops! It appears you don't have a PDF plugin for this barrPostingser. you can click here to download the PDF file.

Reference this Research Paper (copy & paste below code):

Ranganatha Gowda L R, Sujatha K (2019); Power Optimization Techniques in VLSI Backend Design; International Journal of Scientific and Research Publications (IJSRP) 9(9) (ISSN: 2250-3153), DOI:



About Us
Editorial Board
Call for Paper

Call for Research Paper
Paper Status
IJSRP Paper Format
Join Us

Download e-journal
Join Forum
Invite Friends
Get Social with Us!

Copyright © 2011-2016, IJSRP Inc., All rights reserved.