

Design of Sample & Hold Circuit

Amit Rajput, Seema Kanathe


RITS Bhopal

Abstract- This paper describes the design of a high-speed CMOS Sample and Hold circuit in front of an analog to digital converter (ADC). Sample and hold (S/H) circuit employs linear source follower buffer at input and output. Synopsys cosmosSE software tool has been used for schematic design, H-spice for Simulation and Cscope for waveform performance. Complete S/H circuit has designed with tsmc035 (Taiwan semiconductor manufacturing corporation) technology, with 2.5V power supply. Power consumption of 5 mW for 8 MHz at 53 MS/s.

Index Terms- sampling and hold circuit analog to digital converter

I. INTRODUCTION

DC is an essential component for DSP because most signals in the natural world such as voltage, current, and voice are analog. Sample and Hold circuits are required in front of high speed ADCs to improve their performance [1]. Also its CMOS implementation is very important because of its low cost and single-chip integration of analog and digital parts is possible. We have designed a high-speed CMOS S/H circuit. High-speed S/H circuits for low voltage operation have already been implemented with BiCMOS and bipolar technologies [2, 3].



II. DESIGN & IMPLEMENTATION

The basic elements of a sample & hold circuit are a storage element and a switch. These are generally implemented by using a capacitor (for storing) and a MOSFET for sampling through a CLK control signal. But as a single MOSFET may not pass the

positive and negative voltages in the same way, it is replaced with a Tx gate. The sizing of this Tx gate will decide the ON resistance of the switch and this will decide the RC time constant for charging the capacitor. Two buffers are used to avoid the loading on the source when sampling, and to avoid the charge discharge through the capacitor when it is in the hold mode. These buffers are implemented with an OPAMP in a voltage follower configuration as shown in the figure2




Figure 2 Schematic of Sample & hold Circuit

The sampling CLK is given to the CONTr of the Tx gate. When the CLK is high the input signal is sampled through the 1st buffer and the capacitor is charged to the input level. When once the CLK goes to LOW, then the path from the input is open circuited and the sampled voltage is maintained constant and given to the preceding block for conversion. For a better sampling the sampling rate should be at least 2 times to that of the input signal frequency

III. SAMPLING STRATEGY

The sampling period is kept small as compared to holding period; this is kept so that the output of the OPAMP will get

settled, two clocks of same period but nonoverlapping in nature are used one for sampling the analog voltage and other is used to latch the converted data. This method is chosen because, if the output is directly taken from the comparator the output of ADC will oscillate and so that output of DAC which will result in cumulative error and thus a flip-flop is put in front of comparator so as to convert the settled value from S/H amplifier

IV. SIMULATION RESULT




Figure 4 shows the transient result of sample and hold circuit

V. CONCLUSION

It is a high speed with high sampling rate Sample and hold circuit. It's indispensable circuit for analog to digital converter. It has no loading affect at the input due to source and it not suffers from the charge discharge through the capacitor when it is in the hold mode.

ACKNOWLEDGMENT

This work has been carried out in SMDP VLSI laboratory of the Electronics & Instrumentation Engineering Department of Shri G.S. Institute of technology and Science, Indore (M.P.), India. This SMDP VLSI project is funded by Ministry of Information and Communication and Technology, Government of India. Authors are thankful to the Ministry for the facilities provided under this project.

REFERENCES

- [1] Razavi, B., Principles of Data Conversion System Design, IEEE Press, 1995.
- [2] Razavi, B., "A200-MHz 1-mWBiCMOS sample-and-hold amplifier with 3V supply." IEEE J. of Solid-State Circuits 30(12), pp. 1326–1332, December 1995.
- [3] Razavi, B., "Design of a 100-MHz 10-mW 3-V sample-and-hold amplifier in digital bipolar technology." IEEE J. of Solid-State Circuits 30(7), pp. 724–730, July 1995.
- [4] Van De Plassche, R., Integrated Analog-to-Digital and Digital-to-Analog Converters. Kluwer Academic Publishers, 1994.
- [5] Hadidi, Kh., Sobhi, J., Hasankhaan, A., Muramatsu, D. and Matsumoto, T., "A novel highly linear CMOS buffer," in Proc. of IEEE International Conference on Electronics, Circuits and Systems pp. 369–371, Lisbon, Portugal, September 1998.
- [6] Hadidi, Kh., Sasaki, M., Watanabe, T., Muramatsu, D. and Matsumoto, T., "An open-loop fullCMOS103 MHz-61 dBTHD S/H circuit," in Proc. of IEEE Custom Integrated Circuits Conference pp. 381–383, May 1998.
- [7] Abo, A. M. and Gray, P. R., "A 1.5-V 10-bit 14.3-MS/s CMOS pipeline analog-to-digital converter." IEEE J. of Solid-State Circuits 34(5), pp. 599–606, May 1999.
- [8] Pai, P. K. D., Brewster, A. D. and Abidi, A. A., "A 160 MHz analog front-end IC for EPR-IV PRML magnetic storage read channels." IEEE J. of Solid-State Circuits 31(11), pp. 1803–1816, November 1996.
- [9] Tamba, Y. and Yamakido, K., "A CMOS 6b 500 MSample/s ADC for a hard disk drive read channel." Technical Digest of ISSCC, pp. 324–325, 1999.
- [10] Tobari, T., Kobayashi, H., Uchida, K., Matsuura, H., Yamanaka, M., Kobayashi, S., Fujita, T. and Miura, A., "Track/Hold circuit in GaAs HBT

process." IEICE Trans. on Fundamentals of Electronics Communications and Computer Sciences E80-A(3), pp.454–460, March 1997.

AUTHORS

First Author – Amit Rajput, RITS Bhopal
Second Author – Seema Kanathe, RITS Bhopal