Folded Cascode OTA Using Self Cascode Technique

Swati Kundra*, Priyanka Soni**, Rohaila Naaz***

*Student, FET, Mody Institute of Technology & Science, Lakshmangarh, India
**Asst. Professor, ECE, FET, Mody Institute of Technology & Science, Lakshmangarh, India
***Student, FET, Mody Institute of Technology & Science, Lakshmangarh, India

Abstract- Low power has emerged as a principal theme in today’s electronics industry. The need for low power has caused a major paradigm shift where power dissipation has become as important a consideration as performance and area. Many low voltage design techniques have been developed to meet the needs of present era of low power portable electronic equipment, which drove the analog designers to look for innovative design techniques like self cascode MOSFETs [1-5]. In this paper, we have investigated the merits and demerits of self cascode approach. For this aim in mind we designed a Folded Cascode using self cascode technique and analyzed its various properties through the Spice simulations for 0.13 micron CMOS technology from TSMC and the supply voltage 1.8V.

Index Terms- folded cascode OTA, self cascode, gain, low power.

I. INTRODUCTION

In 2004, Comer [6,7] discussed the effects on the overall composite cascode circuit performance with one device operating in the sub threshold and the other device operating in the active region and suggested that this approach may result in a very high gain stage for use in op-amps, along with low power dissipation too [8,9]. To have high output impedance and thereby high gains, cascoding is done, where two MOSFETs are placed one above the other [10, 11–13]. The regular cascode structures are avoided as their use increases the gain of the structure. Self-cascode is the new technique, which does not require high compliance voltages at output nodes. It provides high output impedance to give high output gain and so it is useful in low-voltage design. Folded cascode OTA is used for high speed applications thanks to its capability to provide high gain and large bandwidth [14]. A self-cascode is a 2-transistor structure as shown in figure1 [1], which can be treated as a single composite transistor. The composite structure has much larger effective channel length and the effective output conductance is much low. The lower transistor M1 is equivalent to a resistor, whose value is input dependent. For optimal operation, the W/L ratio of upper transistor M1 is kept larger than that of lower transistor M2, i.e., \( m \gg 1 \). For the composite transistor to be in saturation region M2 have to be in saturation and M1 in linear region. For these transistors, the currents \( I_{D1} \) and \( I_{D2} \) are given as

\[
I_{D1} = \beta_1 (V_{in} - V_{TN} - (V_{th}/2)) V_{X} \quad \text{(Ohmic)} \tag{2}
\]

\[
I_{D2} = (\beta_2/2)(V_{in} - V_{X} - V_{TN})^2 \quad \text{(Saturation)} \tag{3}
\]

and from this we get

\[
I_{D2} = \left( [\beta_2 \beta_1] / (2(\beta_2 + \beta_1)) \right) [V_{in} - V_{TN}]^2 \tag{4}
\]

\[
\beta_{\text{effective}} = \left( \beta_2 \beta_1 \right) / (\beta_2 + \beta_1) \tag{5}
\]

for

\[
\beta_2 = m \beta_1 \tag{6}
\]

\[
\beta_{\text{effective}} = [m/(m + 1)] \beta_1 = [1/(m + 1)] \beta_2 \tag{7}
\]

and for \( m \gg 1 \),

\[
\beta_{\text{effective}} \approx \beta_1 \tag{8}
\]

where \( \beta = \mu C_{ox} (W/L) \) and is called the trans-conductance parameter.
M1 operates in linear region, while M2 operates in saturation or linear region. Hence voltage between source and drain of M1 is small. There is no appreciable difference between the $V_{\text{Dsat}}$ of composite and simple transistors and a self-cascode can be used in low voltage operation.

For a self-cascode

$$V_{\text{Dsat}} = V_{\text{Dsat-M2}} + V_{\text{DS-M1}} \tag{9}$$

The operating voltage of regular cascode is much higher than that of self-cascode and hence a self-cascode structure can be used in the low voltage design. The advantage offered by self-cascode structure is that it offers high output impedance similar to a regular cascode structure while output voltage requirements are similar to that of a single transistor.

III. PROPOSED FOLDED CASCODE OTA

The Proposed Folded Cascode OTA is shown in figure 2. At input terminals self cascode is not used but on rest of the circuits self cascode is used because this whole circuit works as load. In this proposed circuit we take the value of $m=2$. In this circuit each transistor splits into two so that upper transistors are working in saturation region while other is in linear region to work this circuit properly. The simulation results are shown in Table I. The amplifier device sizes are shown in Table II.

IV. SIMULATION RESULTS FOR SELF CASCODE FOLDED CASCODE OTA

The simulations are done with 1.8V power supply. The simulations are done with the help of Tanner EDA tool T-SPICE and waveforms are analyzed on W-Edit. All designs are done using 130nm TSMC MOSIS Level-3 model file.

V. CONCLUSION

In this paper, we have presented techniques which promise low voltage design with high gain. By using self cascode technique the gain of proposed folded cascode is increased about 19db as shown in figure 3 with decrease in power consumption. The regular cascode structures are avoided as their use increases the gain of the structure, but decreases the output signal swing. Self-cascode is the new technique, which does not require high compliance voltages at output nodes. It provides high output impedance to give high output gain and so it is useful in low-voltage design. By increasing the value of $m$, we can further increase the gain of the folded cascode OTA with low power.
consumption. But the condition of self cascode should be maintained. The effect of temperature is comparatively less in comparison to the conventional folded cascode OTA as shown in figure 4. Noise effect is also less in proposed Folded Cascode OTA. This folded cascode circuit have been employed in a variety of situations from increasing the gain in amplifiers with medium available bandwidth. The channel lengths and widths of the two transistors can be optimized for the largest increase in the output resistance.

![Figure 4: Effect of Temperature on Proposed Circuit.](image)

Table I: Simulated Results of Proposed Folded Cascode OTA

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Simulated results</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply</td>
<td>1.8V</td>
</tr>
<tr>
<td>Power consumption</td>
<td>1.038075e-002 W</td>
</tr>
<tr>
<td>Open loop gain</td>
<td>60.96 dB</td>
</tr>
<tr>
<td>Temperature Effect</td>
<td>Less</td>
</tr>
</tbody>
</table>

Table II W/L for various transistors (µm)

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>Type</th>
<th>Proposed FCA</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1/M2</td>
<td>PMOS</td>
<td>105.6/0.5</td>
</tr>
<tr>
<td>M3/M4</td>
<td>PMOS</td>
<td>105.6/0.5</td>
</tr>
<tr>
<td>M5/M6</td>
<td>NMOS</td>
<td>28/0.5</td>
</tr>
<tr>
<td>M7/M8</td>
<td>NMOS</td>
<td>20.8/0.5</td>
</tr>
<tr>
<td>M9/M10</td>
<td>NMOS</td>
<td>10/0.18</td>
</tr>
<tr>
<td>M12/M13</td>
<td>NMOS</td>
<td>10.4/0.5</td>
</tr>
<tr>
<td>M14</td>
<td>NMOS</td>
<td>19.8/0.5</td>
</tr>
<tr>
<td>M17/M18</td>
<td>PMOS</td>
<td>211.2/0.5</td>
</tr>
<tr>
<td>M19/M20</td>
<td>PMOS</td>
<td>52.8/0.5</td>
</tr>
</tbody>
</table>

They can extensively be used where power supply requirements are not the constraint and that high gain is of utmost importance.

REFERENCES


First Author – Swati Kundra, M.Tech VLSI Design 2nd Year, Mody Institute of Technology & Science, Lakshmangarh, India. Email address:swati.kundra87@gmail.com.

Second Author – Priyanka Soni Asst. Professor, M.Tech VLSI Design, Mody Institute of Technology & Science, Lakshmangarh, India. Email address-priyanankamec@gmail.com.

Third Author – Rojaila Naaz, M.Tech CS 2nd Year, Mody Institute of Technology & Science, Lakshmangarh, India Email address-rohailamaaz6@gmail.com.