International Journal of Scientific and Research Publications

About Us
Editorial Board

Online Publication

Review Process
Publication Ethics

Call For Papers

Call for Research Paper


Online Submission
Paper Submission Guidelines
Online Publication Charge
Print Publication Charge
How to publish research paper
Publication Certificate
Research Catalogue


Join Reviewer Panel
Reviewer Guidelines

IJSRP Publications

Print Journal


IJSRP Paper Format

Contact Us

Feedback Form
Contact Us
Site Map

IJSRP, Volume 9, Issue 9, September 2019 Edition [ISSN 2250-3153]

      Aravindaraj P, Sujatha K

Abstract: In recent year as the complexity of Integrated circuits increases the physical design complexity also increases. As the technology advances the Integrated circuits are expected to be low area as possible. To reduce area of total chip, we use some efficient algorithms for floorplan. A floorplan optimization is usually about placing all modules inside a partition so that the total area of block should be less as possible, to get the solution for this NP hard problem we use some meta-heuristic algorithms such as Simulated annealing(SA), Particle swarm optimization(PSO), Ant colony optimization(ACO), Genetic algorithm(GA) etc.

[Reference this Paper]   [BACK]

Ooops! It appears you don't have a PDF plugin for this barrPostingser. you can click here to download the PDF file.

Reference this Research Paper (copy & paste below code):

Aravindaraj P, Sujatha K (2019); A Modified SA Algorithm for VLSI floorplan; International Journal of Scientific and Research Publications (IJSRP) 9(9) (ISSN: 2250-3153), DOI:



About Us
Editorial Board
Call for Paper

Call for Research Paper
Paper Status
IJSRP Paper Format
Join Us

Download e-journal
Join Forum
Invite Friends
Get Social with Us!

Copyright © 2011-2016, IJSRP Inc., All rights reserved.