

# Area and Power Efficient Router Design for Network on Chip

Bhavana Prakash Shrivastava\*, Kavita Khare\*\*

\*Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology Bhopal

\*\* Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology Bhopal

**Abstract-**As network on chip (NoC) systems become more prevalent in today's industry. Routers and interconnection networks are the main components of NoC. Therefore, there is a need to obtain low area and power models for these components so that we can better understand the area and power tradeoffs. In this paper a low- area and power efficient NoC architecture is proposed by eliminating the virtual channels. Buffers are replaced by elastic buffer. In order to get the advantage of both buffered and buffer less the cross bar is split in to two parts. Implementation is done in Micro wind 3.5 the proposed router area is reduced by 47.89% and power is reduced by 11.2% compared to base line router accordingly.

**Index Terms-** Virtual channel, NoC, Elastic buffer

## I. INTRODUCTION

To solve the problem of the traditional bus in the area interconnect scaling and power consumption, etc., a new on-chip communication structure Network-on-Chip has been proposed[1].NoC provides high performance communication is at the cost of an increase in the structure complexity. An interconnection network dissipates a significant fraction of power and complexity increases the area. So power consumption and area has become important parameters in the NoC design. Routers are the most important communication components in NoC, whose power and area model is the focus of the relevant research [2]. The input buffers of router increase the power budget and chip area. Eliminating input buffers is a natural approach to design low-power NoCs or reducing the number of input buffers overhead degrades the network performance

## II. PREVIOUS WORK

Different techniques have been proposed to reduce or eliminate the size of input buffers. Initially iDEAL, a low-power area-efficient NoC is achieved by reducing the number of buffers within the router [3]. To overcome the performance degradation caused by the reduced buffer size, adaptive dual-function links is used which is capable of data transmission as well as data storage when required. Other designs targeting power saving with router design have different approaches. A dynamic buffering resources allocation design named ViChaR (Virtual Channel Regulator) focuses on efficiently allocating buffers to all virtual channels, by deploying a unified buffering unit instead of a series of separated buffers, and minimizing the required size [4]. Another approach utilizing channel buffering is the Elastic Channel Buffers (ECB),

which replaces the repeaters with flip-flops, and eliminates the router buffers altogether [5]. Other bufferless networks such as FlitBLESS [6, 7] and SCARAB [11] adopt either deflecting or dropping conflicting packets, thereby reducing the latency and power, while sustaining throughput at low network loads while at higher network loads, these networks suffer deflection/dropping leading to an increase in power consumption. In NoC, a router sends packets from a source to a destination router through several intermediate nodes. If the head of packet is blocked during data transmission, the router cannot transfer the packet any more. In order to remove the blocking problem, wormhole routing method is proposed in [8]. The wormhole router splits the packet into several flits which can be transferred in a single transmission. Buffer allocation and flit control are performed at a flit level in wormhole routing since wormhole routing does not allocate available buffer to whole packet [9]. Therefore, the wormhole routing is a method which can minimize overall latency and may decrease buffer size compared to others. In addition, VCs are used to avoid deadlock problem and thus increase throughput. The main purpose of VCs is to decouple the allocation of buffer space to allow a flit to use a single physical channel and competing with other flits.

## III. NoC BASELINE ROUTER ARCHITECTURE

A NoC router is implemented using wormhole technique it consists of buffers, switches, and control units which are required to store and forward flits from the input ports to the desired output ports. The architecture is actually similar to that of modern routers, but with smaller area and buffer size .Figure:1 shows a NoC 16 buffer slots per input port. The buffer slots are divided into four queues, and each queue is called a virtual channel (VC) [10]. There are four cardinal input ports and output ports connected from and to +x, -x, +y and- y directions. The last pair of input/output ports is connected from and to the processing element (PE). The four VCs are sandwiched between the demultiplexer connected to the input port, and the multiplexer connected to the crossbar. Each input unit can communicate with router, virtual-channel allocator, and switch allocator, which are responsible for Routing Computation (RC), Virtual-Channel Allocation (VA), and Switch Allocation (SA), respectively. The crossbar is controlled by the switch allocator for correctly connecting input ports to output ports .




Figure: 1 NoC Router

The virtual channel allocator is to provide a common channel to the requestors for that VA receives neighboring router's virtual channel status and previous router's request signals and then generate virtual channel request signals with an available virtual channel of the next router. Once the virtual channel is allotted then switch allocator will grant the following flits when they arrive at flit buffers. If there are multiple requests, a SA will select the winner in a round-robin fashion for each priority level. Then the winning flit has permission to access crossbar. Crossbar is responsible for physical connection between input ports to its destined output ports, based on the grant.

#### IV. PROPOSED ROUTER

In proposed router shown in Figure: 2 the advantage of both buffered as well buffer less router are achieved. In order to get the both the advantage dual cross bar is used. At low traffic condition the flit traverse from the first crossbar and at high load condition flit traverse from second crossbar using elastic buffer. There are two crossbars with the primary crossbar having four input ports, the secondary crossbar having five input ports and both of them having five output ports. The four input links are connected to both crossbars via de-multiplexers, and the injection port of the PE is connected to the last input port of the secondary crossbar. The function of processing element is to give feedback from output to input to show whether the flit is valid or not. The elastic buffer slots are connected serially, thus eliminating VCs and the corresponding virtual-channel allocator. Switch allocator is modified to control the de-multiplexers, the crossbars, and the multiplexers to maintain the correct packet flow in both crossbars. Elastic buffers (EBs) are an efficient flow-control scheme that uses the storage already present in pipelined channels instead of input virtual-channel buffers (VCBs).

Removing VCBs reduces the area and power consumed by routers, but prevents the use of virtual-channel.




Figure: 2 Proposed Router

Elastic buffer shown in Figure: 3 uses a ready-valid handshake to advance a flit (flow-control digit). An upstream *ready* (R) signal indicates that the downstream EB has at least one empty storage location and can store an additional flit. A downstream *valid* (V) signal indicates that the flit currently being driven is valid. A flit advances when both the ready and valid signals between two Elastic Buffers are asserted at the rising clock edge.




Figure: 3

Elastic Buffer

## V. SIMULATION AND RESULT

Implementation is done on DSCH 3.5 and simulation is done on MICROWIND 3.5 at 180 nm. The designing parameters are selected at the time of designing.NoC baseline router and proposed routers are design using the same platform for validation.




Figure: 4 Base line router on DSCH




Figure: 5 Proposed router on DSCH




Figure: 6 Base line router area on Micro wind 3.5




Figure: 7 Proposed router area on Micro wind 3.5




Figure: 8 Analog simulation of Base line router




Figure: 9 Analog simulation of Proposed router

Table 1 Comparison based on average power and area

Design	Total average power(mW)	Area (mm <sup>2</sup> )
Baseline router	15.689	545496.0
Proposed router	13.93	284247.6

The power of proposed router reduced to 11.2% and the area of the proposed router reduces by 47.89% compared to the base line router. Figure: 4&5 shows the circuit diagram of both routers. Area is calculated shown in Figure: 6&7 of both routers. Analog simulation of two routers is done as shown in Figure: 8 & 9 respectively. Table 1 shows the comparative analysis of both router in terms of power and area.

## VI. CONCLUSION

In this paper we evaluate the performance of dual cross bar router design using elastic buffer with an objective of reducing power and area. The proposed design shows power reduction of 11.2% and area reduction 47.89% compare to baseline router result in increase in performance. With the proposed design we conclude that the advantage of both buffered and buffer less is achieved and single elastic buffer is enough to store a number of flit on each port with saving power when compared to the same number of VC router buffer based NoC architecture.

## REFERENCE

- [1] L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," *Computer*, 2002 vol. 35, no. 1, pp. 70–78
- [2] S. Borkar, "Design challenges of technology scaling," *IEEE Micro*, 1999 vol. 19, pp. 23–29.
- [3] A. K. Kodi, A. Sarathy, and A. Louri, "ideal: Inter-router dual-function energy- and area-efficient links for network-on-chip (noc)," in *Proceedings of the 35th International Symposium on Computer Architecture (ISCA'08)*, Beijing, China, June 2008, pp. 241–250.
- [4] C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, "ViChaR: A dynamic virtual channel regulator for network-on-chip routers," in *MICRO'39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture*, Dec. 2006, pp. 333–346.
- [5] Michelogiannakis, James Balfour and William J. Dally, "Elastic-Buffer Flow Control for On-Chip Networks," *IEEE micro* 2008 pp.151-162.
- [6] L. S. Peh, W. J. Dally, and P. Li-Shiuan, "Delay model for router microarchitectures," *IEEE Micro*, 2001 vol. 21, no. 1, pp. 26–34.
- [7] T. Moscibroda, O. Mutlu, "A case for bufferless routing in on-chip networks," in *Proceedings of the 36th Annual International Symposium on Computer Architecture*, June 2007
- [8] S. Ramany and D. Eager, "The interaction between virtual channel flow control and adaptive routing in wormhole networks," in *ICS '94: Proceedings of the 8th International Conference on Supercomputing*, Jul. 1994, pp. 136–145.
- [9] Z. Lu and A. Jantsch, "Flit ejection in on-chip wormhole-switched Networks with virtual channels," in *NORCHIP '04: Proceedings of the 2004 IEEE/ACM International Conference on Norchip*, Nov. 2004, pp. 273–276.
- [10] P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," in *DATE '00: Proceedings of the Conference on Design, Automation and Test in Europe*, Mar. 2000, pp. 250–256.
- [11] M. Hayenga, N.E. Jerger, M. Lipasti, Scarab: A single cycle adaptive routing and bufferless network, in: *Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture*, December 2009.

## AUTHORS

**Bhavana Prakash Shrivastava** received her degree in Electronics and Communication Engineering in 2003, M.Tech. degree in Digital Communication Systems in 2007. Now she is pursuing her Ph.D degree in VLSI design under the guidance of Dr. Kavita Khare. She is working as Assistant Professor of Electronics and Communication Engineering in MANIT, Bhopal. Her fields of interest are VLSI design and Communication Systems and networking. She is fellow of IEEE (India).

**Kavita Khare** received her B.Tech degree in Electronics and Communication Engineering in 1989, M.Tech. Degree in Digital Communication Systems in 1993 and Ph.D. degree in the field of VLSI Design in 2005. She has nearly 120 publications in various international conferences and journals. Currently, she is working as Professor of Electronics and Communication Engineering in MANIT, Bhopal. Her fields of interest are VLSI design and Communication Systems. Her research mainly includes design of arithmetic circuits and various communication algorithms related to synchronization, estimation and routing. Dr. Khare is a Fellow IETE (India) and Life Member ISTE.